## In the Specification:

Please amend para [0031] as follows:

BPSG layer <u>46</u> over the structure to define BPSG regions associated with the gate electrodes.

The BPSG are patterned through a contact mask and etching process <u>to extend over the top of the trench</u>, after which successive layers of Ti/TiN <u>48</u> and AL/Si/Cu <u>50</u> are deposited through a metal mask and etching process. Also, a drain contact layer <u>49</u> is formed on the bottom surface of the substrate. Finally, a pad mask is used to define pad contacts.